


7 .

CLIENT PAYLOAD WN-MOW.◆ 270*N*9*8BIT CYCLE SDH FRAME FORMAT 261XN **▼**NN-HQS **POINTER** SOH SOH NX6 δ IP-NW IP:INTERNET PROTOCOL SDH:SYNCHRONOUS DIGITAL HIERARCHY WDM:WAVELENGTH DIVISION MULTIPLEXING SOH:SECTION OVERHEAD POH:PATH OVERHEAD PACKET MAPPING POH FIG.

1













FIG. 6










FIG. 10








FIG. 11








SENDING SECTION SENDING SECTION SENDING SENDING 116 <DEMULTIPLEXER> FREQUENCY RESTORING SECTION FREQUENCY RESTORING SECTION FREQUENCY RESTORING SECTION FREQUENCY RESTORING SECTION CONTROL SECTION 115 114 MULTI/DEMULTIPLEXING SECTION 113 RECEIVING SECTION 106 SENDING SECTION DIGITAL MULTIPLEXING SECTION 101 CONTROL SECTION 105 9 <u>N</u> FREQUENCY SYNC SECTION FREQUENCY SYNC SECTION FREQUENCY SYNC SECTION <MULTIPLEXER> FREQUENCY SYNC SECTION 103 RECEIVING SECTION RECEIVING SECTION RECEIVING SECTION RECEIVING SECTION CLOCK SUPPLY SECTION 102 107





LOWPASS FILTER 309 307 -306 JLSE 1 ON LER 305 310 SELECTOR 10R X-BIT BUFFER MEMORY 303 STUFF 0H2 문 301 DEMULTIPLEXING SECTION 304

FIG. 17

FIG. 18




FIG. 19

